

[illegible]

CERTIFICATE OF MAILING BY "EXPRESS MAIL"
UNDER 37 C.F.R. § 1.10

I hereby certify that this correspondence is being deposited with the United States Postal Service, utilizing the "Express Mail Post Office to Addressee" service addressed to **Assistant Commissioner for Patents, Washington, D.C. 20231** and mailed on the above Date of Mailing with the above "Express Mail" mailing label number.

Paul H. Horstmann, Reg. No. 36,167
Signature Date: 8-3-2001

BACKGROUND OF THE INVENTION

Field of Invention

5 The present invention pertains to the field of processors. More particularly, this invention relates to instruction execution in a processor.

Art Background

10 A computer system usually includes one or more processors which execute instructions. A processor may also be referred to as a central processing unit. A typical processor fetches a stream of instructions from a memory and executes each instruction in the instruction stream.

15 Typically, the instructions in an instruction stream have dependancies with respect to one another. For example, it is common for an instruction in the instruction stream to use the results of one or more previous instructions in the instruction stream. It is therefore common for a processor to stall instruction execution whenever the result of a previous instruction is not available for use by a subsequent instruction that requires the result.

25 Some instructions can cause a processor to stall instruction execution for a relatively long time. Such instructions may be referred to as high latency instructions. Unfortunately, the relatively long duration stalls caused by high latency instructions can greatly diminish the overall instruction execution performance of a processor.

SUMMARY OF THE INVENTION

A method is disclosed for look-ahead load pre-
fetching that reduces the effects of instruction
5 stalls caused by high latency instructions. Look-
ahead load pre-fetching is accomplished by searching
an instruction stream for load memory instructions
while the instruction stream is stalled waiting for
completion of a previous instruction in the
10 instruction stream. A pre-fetch operation is issued
for each load memory instruction found. The pre-
fetch operations cause data for the corresponding
load memory instructions to be copied to a cache,
thereby avoiding long latencies in the subsequent
15 execution of the load memory instructions.

Other features and advantages of the present invention will be apparent from the detailed description that follows.

The present invention is described with respect to particular exemplary embodiments thereof and reference is accordingly made to the drawings in which:

Figure 1 shows a processor which performs look-ahead load pre-fetching according to the present teachings;

Figure 2 shows a method for look-ahead load pre-fetching according to the present teachings;

15 **Figure 3** shows the timing of example look-ahead
load pre-fetch operations by a processor;

Figure 4 shows the instruction execution elements in a processor in one embodiment.

DETAILED DESCRIPTION

5 **Figure 1** shows a processor 10 which performs look-ahead load pre-fetching according to the present teachings. The processor 10 obtains an instruction stream 16 and executes each instruction in the instruction stream 16 including a sequence of instructions I_n through I_{n+x} .

10 The execution of the instruction I_n causes the processor 10 to stall execution of the instruction stream 16 while waiting for completion of the instruction I_n . The processor 10 looks ahead through the instructions I_{n+1} through I_{n+x} during the
15 instruction stall searching for load memory instructions. The processor 10 issues pre-fetch operations for any found load memory instructions that are ready for execution. The pre-fetch operations cause data for the corresponding load
20 memory instructions to be copied from a main memory 14 into a cache 12 via a bus 18.

25 The look-ahead load pre-fetching taught herein reduces the instruction stall intervals that would otherwise occur during execution of the load memory instructions for which pre-fetch operations were issued because the data for those load memory instructions will be available in the cache 12,
30 thereby avoiding long latency accesses to the main memory 14.

 In one embodiment, the processor 10 is an in-order processor. The techniques disclosed herein are

nevertheless applicable to an out-of-order processor which suffers significantly long instruction stalls.

5 The processor 10 may obtain the instruction stream 16 from an instruction cache which obtains the instructions from the main memory 14. The instruction cache may be integrated into the processor 10 or may be separate from the processor 10.

10

In some embodiments, a pre-fetch operation may copy the memory data into a data cache that is integrated into the processor 10.

15

Figure 2 shows a method for look-ahead load pre-fetching according to the present teachings. The method steps shown are performed by the processor 10 during an instruction stall. In the following example, the processor 10 performs the look-ahead load pre-fetching steps when stalled during execution of the instruction I_n which is a load memory instruction. The load memory instruction I_n causes a relatively long latency instruction stall when the data targeted by the load memory instruction I_n is not contained in the cache 12 and must be obtained from the main memory 14.

20

25

At step 100, the processor 10 searches the instructions I_{n+1} through I_{n+x} looking for load memory instructions in the instruction stream 16. At step 102, if a load memory instruction is not found in the instructions I_{n+1} through I_{n+x} then the processor 10 continues with the instruction stall at step 110.

30

The number x of instructions searched at step 100 depends on the implementation of the processor 10 hardware. In some embodiments, the number x is the number of instructions held in an instruction execution pipeline in the processor 10. In some
5 embodiments, the processor 10 may continue the search into an instruction cache.

At step 102, if a load memory instruction is
10 found in the instructions I_{n+1} through I_{n+x} then at step 104 the processor 10 determines whether the memory address for the found load memory instruction has been resolved. If for example the instruction I_{n+3} is a load memory instruction and the memory address it
15 uses is provided by the result of one of the uncompleted instructions I_{n+2} through I_n then the memory address is not resolved. On the other hand, if the instruction I_{n+3} is a load memory instruction and the memory address it uses does not depend on the
20 completion of instructions I_{n+2} through I_n then the memory address is resolved.

The determination at step 104 may be rendered in any known manner. For example, the instruction I_{n+3}
25 may be a load memory instruction such as LD R1,R2 which specifies a load of the data stored at a memory address contained in register R1 into the register R2. The processor 10 may examine the uncompleted instructions I_{n+2} through I_n for any uncompleted
30 instructions which write results into the register R1. The processor 10 may use a decode unit to examine the instructions I_{n+2} through I_n or may have a

mechanism for indicating which registers in the processor 10 are unresolved.

5 If the memory address is not resolved at step 104, then at step 108 the processor 10 determines whether there are more of the instructions I_{n+1} through I_{n+x} to search for load memory instructions. If there are more instructions then they are searched at step 100. Otherwise, the processor 10 continues
10 with the instruction stall at step 110.

15 If the memory address is resolved then at step 106 the processor 10 issues a pre-fetch operation using the memory address specified in the load memory instruction found at step 100. The pre-fetch operation causes the data corresponding to the memory address of the found load instruction to be fetched from the main memory 14 and placed in the cache 12. Thereafter at step 108, the processor 10 determines
20 whether there are more of the instructions I_{n+1} through I_{n+x} to search for load memory instructions.

25 **Figure 3** shows the timing of example look-ahead load pre-fetch operations by the processor 10. The timing shown is referenced to cycles of the processor 10. One cycle of the processor 10 for the following illustration may be defined as the time taken in the processor 10 to perform an integer add operation.

30 The instruction stall on the load memory instruction I_n starts at cycle m and ends at cycle $m+25$. This is only an example of the latency (25 processor cycles) for a load memory instruction that

goes out to the main memory 14. The latency of a
load memory instruction may vary among processor
designs. In addition, the latency may vary among
load memory instructions executing on the processor
5 10 depending on other activities that occur on the
bus 18.

Between cycle m and cycle $m+5$ the processor 10
searches for and finds the load memory instruction
10 I_{n+3} and issues a corresponding pre-fetch operation at
cycle $m+5$. Between cycle $m+5$ and cycle $m+9$ the
processor 10 searches for and finds the load memory
instruction I_{n+5} and issues a corresponding pre-fetch
operation at cycle $m+9$.

15 The load memory instruction I_n completes at cycle
 $m+25$ and the processor 10 resumes execution of the
instruction stream 16 thereafter. The pre-fetch
operation for the load memory instruction I_{n+3}
20 completes at cycle $m+29$ and the pre-fetch operation
for the load memory instruction I_{n+5} completes at
cycle $m+32$. As a consequence, the data for the load
memory instruction I_{n+3} is available in the cache 12
starting at cycle $m+29$ and the data for the load
25 memory instruction I_{n+5} is available in the cache 12
starting at cycle $m+32$. This avoids long instruction
stalls during execution of the load memory
instructions I_{n+3} and I_{n+5} such as the stall that
occurred with the load instruction I_n .

30 **Figure 4** shows the instruction execution
elements in the processor 10 in one embodiment. The
processor 10 in this embodiment includes an

instruction pipeline 40 that holds the instructions I_n through I_{n+6} in corresponding stages of instruction execution.

5 The processor 10 includes a set of functional units 30-38 which perform hardware operations associated with instruction execution. For example, the decode unit 30 perform instruction decode operations, the register unit 32 performs register
10 operations, and the memory unit 38 performs load memory an pre-fetch operations. Other examples of functional units include math units, branch units, memory store units, etc.

15 In this example, the load memory instruction I_n is in the last stage of the instruction pipeline 40 after the memory address for the load memory instruction I_n has been copied to the memory unit 38. At cycle m, the memory unit 38 signals a stall until
20 the data for the load memory instruction I_n is obtained from the main memory 14 via the bus 18.

 Upon detection of the stall signal from the memory unit 38, the decode unit 30 searches the
25 remaining stages of the instruction pipeline 40, from last to first, looking for a load memory instruction with a resolved address. The decode unit 30 then initiates a pre-fetch operation for the found load memory instruction by writing the memory address for
30 the found load memory instruction to the memory unit 38 and providing the memory unit 38 with a signal to perform a pre-fetch operation. The memory unit 38 then performs a pre-fetch operation via the bus 18 to

Alternatively, one of the other functional units
5 may perform the search and generate pre-fetch
operations.

10